

16035287  
FIG. 1  
PROF  
ART




Figure : Typical partition between firmware and hardware

FIG. 13




Figure: KC Technology's Partition between firmware and hardware

CONFIDENTIAL

AUG

FIG. 2

PRIOR  
ART




Figure : HCI ACL Data Packet

31	24 23	16 15	8 7	0
	Data Total Length	BC	PB	Connection Handle
	...		Data byte 1	Data byte 0

Figure : HCI SCO Data Packet

31	24 23	16 15	8 7	0
	Data byte 0	Data Total Length	Reserved	Connection Handle
			...	Data byte 1

FIG. 3 A

PRIOR

ART

FIG. 3 B

PRIOR

ART

FIG.4  
PRIOR  
ART




Figure : Data flow and Buffer scheme in the Bluetooth Host Controller





Figure : Dual buffer scheme for ACL packet transmission

CONFIDENTIAL

KC Technology Inc.

8/2/00

*Confidential Information*

CONFIDENTIAL

FIG. 5 R

PRIOR ART




FIG.6  
PRIOR  
ART

CONFIDENTIAL




Figure : The Packet Generator accesses the HCI ACL/SCO buffers directly

FIG. 7





FIG. 8



KC Technology Inc.

8/2/00


*Confidential Information*

Figure : ACL transmission control flow of KC Technology's partition

Fig. 11

CONFIDENTIAL

KC Technology Inc.

8/2/00


*Confidential Information*

Figure : ACL receiving control flow of KC Technology's partition

FIG. 12

FIG.

14A






FIG.


14B




Type: A

FIG.  
15C


RX Route:

FIG.  
15D


Type: B

FIG.  
17C

RX Route:

FIG.  
17D

Type: A-2






FIG. 16A





FIG. 16B



KC Technology, Confidential Information





Fig. 18

Fig. 19

$a/\text{cm}^3$ )  $\text{fcc}$






FIG. 24 B




FIG. 24 A

State	SEL[2:0]
IDLE	0
S0	0
S1	1
S2	2
S3	3
S4	4
S5	5
S6	6

## Incoming FHS Packet storage format:

FIG. 21

31	24 23	16 15	8 7	0
na	0   1   1   1   0	BC	0   0   1	na
UAP [1:0]	SP[1:0]	SR[1:0]	na	LAP
CLASS[9:0]		NAP[15:0]		UAP[7:2]
CLK[16:2]		AM_ADR [2:0]		CLASS[23:10]
na	CLKOFFSET[16:2]	na	PSM[2:0]	CLK[27:17]

## Outgoing FHS Packet storage format:

31	24 23	16 15	8 7	0
na	0   1   1   1   0	BC	0   0   1	na
UAP [1:0]	SP[1:0]	SR[1:0]	na	LAP
CLASS[9:0]		NAP[15:0]		UAP[7:2]
na	AM_ADR [2:0]		CLASS[23:10]	
na		PSM[2:0]	na	

KC Technology, Confidential Information

FIG. 20

**Data Byte Sending Sequence in FHS packet:**

**Byte# &**

**name**

**1:Packet**

**Header 0**

**2:Packet**

**Header 1**

**3:FHS 0**

**4:FHS 1**

**5:FHS 2**

**6:FHS 3**

**7:FHS 4**

**8:FHS 5**

**9:FHS 6**

**10:FHS 7**

**11:FHS 8**

**12:FHS 9**

**13:FHS 10**

**14:FHS 11**

**15:FHS 12**

**16:FHS 13**

	Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7
1:Packet Header 0	amadr0	amadr2	amadr2	pktp0	pktp1	pktp2	pktp3	flow
2:Packet Header 1	arqn	seqn	-	-	-	-	-	-
3:FHS 0	lap0	lap1	lap2	lap3	lap4	lap5	lap6	lap7
4:FHS 1	lap8	lap9	lap10	lap11	lap12	lap13	lap14	lap15
5:FHS 2	lap16	lap17	lap18	lap19	lap20	lap21	lap22	lap23
6:FHS 3	tbd0	tbd1	sr0	sr1	sp0	sp1	uap0	uap1
7:FHS 4	uap2	uap3	uap4	uap5	uap6	uap7	nap0	nap1
8:FHS 5	nap2	nap3	nap4	nap5	nap6	nap7	nap8	nap9
9:FHS 6	nap10	nap11	nap12	nap13	nap14	nap15	ciss0	ciss1
10:FHS 7	ciss2	ciss3	ciss4	ciss5	ciss6	ciss7	ciss8	ciss9
11:FHS 8	ciss10	ciss11	ciss12	ciss13	ciss14	ciss15	ciss16	ciss17
12:FHS 9	ciss18	ciss19	ciss20	ciss21	ciss22	ciss23	amad0	amad1
13:FHS 10	amad2	ck0	ck1	ck2	ck3	ck4	ck5	ck6
14:FHS 11	ck7	ck8	ck9	ck10	ck11	ck12	ck13	ck14
15:FHS 12	ck15	ck16	ck17	ck18	ck19	ck20	ck21	ck22
16:FHS 13	ck23	ck24	ck25	pgscn0	pgscn1	pgscn2	-	-

FIG. 22

## DM1 packet transmission:

Page 1 of 1

**TXDATA[7:0], RXDAT, [7:0]**: please refer to the definition on page 2 of FHS packet transmission.  
 Packet Generator, Bit. Team Process Module diagram: please refer to the diagram on page 2 of FHS packet transmission.

Data Byte Sending Sequence in DM1 packet:

Byte# & name	Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7
1:Packet Header 0	amadr0	amadr2	amadr1	pktp0	pktp1	pktp2	pktp3	flow
2:Packet Header 1	seqn	-	-	-	-	-	-	-
3:Payload Header 0	l_ch 0	l_ch 1	pid_flow	length0	length1	length2	length3	length4
4:ACL data 1	data bit 0	data bit 1	data bit 2	data bit 3	data bit 4	data bit 5	data bit 6	data bit 7
5: ACL data 2	data bit 0	data bit 1	data bit 2	data bit 3	data bit 4	data bit 5	data bit 6	data bit 7
...	...	...	...	...	...	...	...	...
n+3:ACL data n	data bit 0	data bit 1	data bit 2	data bit 3	data bit 4	data bit 5	data bit 6	data bit 7

n; data length

FIG. 2.5

2001 SEP 28 12:53:00 PM




Figure 3: ACL Buffer while Sending

31	24 23	16 15	8 7	0
Flow	na	Data Total Length	BC PB Fv	Flush expiration Time[12:2]
			...	Data byte 0
fish	na	Next Starting Pointer	Pkt_encode	Previous Starting Pointer

Pkt\_encode: In normal mode, this coding is listed as below. In One\_Pkt\_Mode, it represents the packet type code that is defined in the Bluetooth specification.

Pkt\_encode[3:2]: 00 – AUX1 only; 01 – DM only; 10 – DH only; 11 – Automatic best fit

Pkt\_encode[1:0]: 00 – Single slot packet; 01 – 3-slot packet; 10 – 5-slot packet; 11 – Reserved

Figure 5: ACL Buffer after Receiving in normal mode

31	24 23	16 15	8 7	0
Flow	na	Data Total Length	BC PB na	Buffer releasing expiration time
			...	Data byte 0
na	Next Starting Pointer	Na	Previous Starting Pointer	




FIG. 27






Fig.28

Determine Pkt type and PLD length







State	SEL[2:0]
IDLE	0
S0	0
S1	1
S2	7
S3	2
S4	3
S5	4
S6	5
S7	6
S8	7

Fig.31A

Fig.31B



## Dual pointer buffer control scheme (1)



- "6'b111XXX" is defined as NULL pointer.
- When Done bit is 1, firmware can update the pointer byte and hardware can only read this byte.
- When Done bit is 0, hardware can update the pointer byte and firmware can only read this byte.
- Toggle bit is changed by the hardware, it is toggled everytime when hardware finishes a task.
- This control scheme applies to the LMP out buffers as well.




Fig. 33

**FIG. 34A**

L2CAP Packet Format

31	24 23	16 15	8 7	0
	Channel ID	L2CAP Length		
		...		
	Data byte n	Data byte 0		
	...			

ACL Buffer while Sending

31	24 23	16 15	8 7	0
Flow	na	Data Total Length	BC   1   0   Fv	Flush expiration Time[12:2]
	Channel ID	L2CAP Length		
		...		
	Data byte n	Data byte 0		
	...			
flush	na	4	Pkt_encode	4

2121

2141



**FIG. 34B**

## Example of Dual Pointer Buffer Scheme 1: TX Route

Page 1 of 3



Step 1: After initialization, the value of pointers is 'NULL'

Fig. 36A





Step 2: The Host Controller assigns a buffer 'BT\_TX\_BUF\_1' to receive the HCI packet

Fig. 36B





Step 3: The HCI packet 'HCI\_PKT 1' is stored in the buffer 'BT\_TX\_BUF\_1'

Fig. 36C




Step 4: The Host Controller assigns another buffer 'BT\_TX\_BUF\_2' to receive the HCI packet

Fig. 36D




## Example of Dual Pointer Buffer Scheme 1: TX Route


Step 5: While the Bluetooth Module is sending the HCI packet 1, the HCI Interface Module is receiving the HCI packet 2.




Step 6: Assuming that the HCI packet 1 is sent before the HCI packet 2 is received, the buffer 'BT\_TX\_BUF\_1' is released.



**Step 7:** After the HCI packet 2 has been received, the buffer 'BT\_TX\_BUF\_2' is pointed by 'TX\_PTR\_0'.




Step 8: The free buffer 'BT\_TX\_BUF\_1' is assigned to the HCI Interface Module again to receive another HCI packet.




## Example of Dual Pointer Buffer Scheme 1: TX Route

Page 3 of 3


Step 9: Assuming that the HCI packet 3 is received before the HCI packet 2 is sent, 'TX\_PTR\_1' points to buffer 'BT\_TX\_BUF\_1'.



Step 10: The free buffer 'BT\_TX\_BUF\_2' is assigned to the HCI Interface Module again to receive another HCI packet.



Step 11: After the HCI packet 3 has been transmitted, the buffer 'BT\_TX\_BUF\_1' will be released.




Now, the state of done and toggle is "1011". For the next transmission, 'TX\_PTR\_0' is selected to point the next outgoing packet.

## Example of Dual Pointer Buffer Scheme 1: RX Route

Page 1 of 3


Step 1: After initialization, the value of pointers is 'NULL'. Assuming that two receiving buffer are available.

F16.37A




Step 2: The Bluetooth Module assigns buffer 'BT\_RX\_BUF\_1' to receive the incoming Bluetooth packets.

F16.37B




Step 3: The buffer 'BT\_RX\_BUF\_1' is released when any one of the three buffer releasing conditions is detected.

F16.37C



Step 4: Firmware releases this buffer buffer 'BT\_RX\_BUF\_1' and sends it to the HCI Interface Module. Then sets the done bit to 0.

F16.37D





## Example of Dual Pointer Buffer Scheme 1: RX Route

Page 2 of 3



Step 5: After the HCI packet 1 is sent to the Host, buffer 'BT\_RX\_BUF\_1' is released and put back to the receiving buffer pool

FIG. 37E





Step 6: The Bluetooth Module assigns buffer 'BT\_RX\_BUF\_1' to receive the incoming Bluetooth packets.

FIG. 37F





Step 7: The buffer 'BT\_RX\_BUF\_1' is released when any one of the three buffer releasing conditions is detected.

FIG. 37G



Step 8: Before buffer 'BT\_RX\_BUF\_1' is removed by the firmware, another buffer is assigned to receive data.


FIG. 37H




## Example of Dual Pointer Buffer Scheme 1: RX Route

Page 3 of 3


Step 9: Firmware releases this buffer 'BT\_RX\_BUF\_1' and sends it to the HCI Interface Module. Then sets the done bit to 0.




Step 10: The buffer 'BT\_RX\_BUF\_2' is released when any one of the three buffer releasing conditions is detected.



Step 11: After the HCl packet 1 is sent to the Host, buffer 'BT\_RX\_BUF\_1' is released and put back to the receiving buffer pool.



Step 12: Firmware releases this buffer buffer 'BT\_RX\_BUF\_1' and sends it to the HCI Interface Module. Then sets the done bit to 0.



# Dual Pointer Buffer Scheme 1: Hardware implementation

FROM:




FIG. 38 A

FIG. 38 B

case 1: An interrupt which is generated by the Packet Controller of the BT module indicates that an incoming HCI packet is received




FIG. 39





FIG. 40

case 2: An interrupt which is generated by the Packet Controller of the BT module indicates that an outgoing HCI packet is sent



F 1G. 40

### ACL RX procedure: Flow chart 1

Page 1 of 2




FIG. 42

KC Technology, Confidential Information




FIG. 43





Fig. 44



F16c 45

